		Atty, Docket No. NVIDP234/P000825	Application No.: 10/633,004
	formation Disclosure itement By Applicant	Applicant: Singh et al.	
		Filing Date:	Group Art Unit:
(Tise Se	everal Sheets if Necessary)	7/31/2003	Unassigned

U.S. Patent Documents

				atent Documents_		T 0 - 1	Tiling.
Examiner	1	ŀ	1			Sub-	Filing
Initial	No.	Patent No.	Date	Patentee	Class	class	Date
	A						
	В						
	С						
	D						
-	E					l	
	F						
	G						
	H						
	I						
	J						
	K						
	L						
	M						
	N						
	0						
	P	<u> </u>					
	Q	-					
	R		-				
	S		 			 	
	T	 				 	
		 				 	
	U						

Other Documents

Examiner Initial	No.	Author, Title, Date, Place (e.g. Journal) of Publication		
	V	Chou, Kuo-Yu et al., "Active Circuits Under Wire Bonding I/O Pads in 0.13 µm Eight- Level Cu Metal, FSG Low-K Inter-Metal Dielectric CMOS Technology +", October 2001, IEEE Efland, T., et al., "LeadFrameOnChip offers Integrated Power Bus and Bond over Active Circuit", 2001, International Symposium on Power Semiconductor Devices & ICs, Osaka Heinen, Gail et al., "Wire Bonds Over Active Circuits", 1994 IEEE		
	W			
Examiner		Date Considered		

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Pg. 1 of 1